Computer Architectures
Course title: Computer Architectures
Code: 3ФЕИТ07Л010
Number of credits (ECTS): 6
Weekly number of classes: 2+2+1+0
Prerequisite for enrollment of the subject: Taken course: Logic Design
Course Goals (acquired competencies): Introduction to the basic concepts of computer architectures, computer system organization, processing unit, assembler, control unit. Upon completion of the course students will be able to understand and use the elements of computer architectures, as well as assembler programming.
Total available number of classes: 180
Course Syllabus: Introduction to computer architectures. Definition of Organization of computers and different implementations of computers. Performance of computers and processors. Defining constituents of computer systems. Defining response time and bandwidth. Instructions: Computer Language. MIPS architecture for 32-bit immediate values and addresses. Parallelism and synchronization of instructions. Arithmetic for computers. Processor: A simple implementation scheme. Fully execute the instructions. Data hazards. Parallelization of instructions. ARM Cortex-A8 and Intel Core i7 flow performance. Parallelism at the instruction level and matrix multiplication. Advanced Level: Introduction to Digital Design with HDL. Memory hierarchy. Parallel processors from client to cloud.
Required Literature |
||||
No. |
Author |
Title |
Publisher |
Year |
1 |
Patterson D.A, Hennessy J.L. |
Computer Organization and Design: The Hardware/Software Interface, 5th Ed. |
Morgan Kaufmann |
2013 |
2 |
David A. Patterson |
Computer Architecture: A Quantitative Approach, 5th Ed. |
Morgan Kaufmann |
2011 |
3 |
Tanenbaum A.S., Austin T. |
Structured Computer Organization 6th Ed. |
Pearson |
2012 |
Additional Literature |
||||
No. |
Author |
Title |
Publisher |
Year |
1 |
S. Dandamudi |
Fundamentals of Computer Organization and Design |
Springer |
2003 |
2 |
William Stallings |
Computer Organization and Architecture, Global 10th Ed. |
Pearson |
2016 |